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Abstract. We present TESTOR, a tool for on-the-fly conformance test
case generation, guided by test purposes. Concretely, given a formal spec-
ification of a system and a test purpose, TESTOR automatically gener-
ates test cases, which assess using black box testing techniques the con-
formance to the specification of a system under test. In this context, a test
purpose describes the goal states to be reached by the test and enables
one to indicate parts of the specification that should be ignored during
the testing process. Compared to the existing tool TGV, TESTOR has a
more modular architecture, based on generic graph transformation com-
ponents, is capable of extracting a test case completely on the fly, and
enables a more flexible expression of test purposes, taking advantage of
the multiway rendezvous. TESTOR has been implemented on top of the
CADP verification toolbox, evaluated on three published case-studies
and more than 10000 examples taken from the non-regression test suites
of CADP.
1 Introduction
Model-Based Testing [7] is a validation technique taking advantage of a model of
a system (both, requirements and behavior) to automate the generation of rel-
evant test cases. This technique is suitable for complex industrial systems, such
as embedded systems [45] and automotive software [35]. Using formal models for
testing is required for certification of safety-critical systems [36]. Conformance
testing aims at extracting from a formal model of a system a set of test cases to
assess whether an actual implementation of the system under test (SUT) is con-
form to the model, using black-box testing techniques (i.e., without knowledge
of the actual code of the SUT). This approach is particularly suited for nonde-
terministic concurrent systems, where the behavior of the SUT can be observed
and controlled by a tester only via dedicated interfaces, named points of control
and observation.
Often, the formal model is an IOLTS (Input/Output Labeled Transition Sys-
tem), where transitions between states of the system are labeled with an action
classified as input, output, or internal (i.e., unobservable, usually denoted by τ).
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In this setting, the most prominent conformance relation is input-output con-
formance (ioco) [39,41]. The theory underlying ioco is well established, imple-
mented in several tools [1,2,22,25,28], and still actively used, as witnessed by a
series of recent case studies [9,10,20,27,38].
As regards asynchronous systems, i.e., systems consisting of concurrent pro-
cesses with message-passing communication, there exist two different approaches
to model-based conformance testing: coverage-oriented approaches run the
test(s) to stimulate the SUT until a coverage goal has been reached, whereas
test purpose guided approaches use test suites, each test of which terminates
with a verdict (passed, failed, or inconclusive). The generation of tests from the
model can be carried out offline, before executing them against the SUT, or
online [28] during their execution, by combining the exploration of the model
and the interaction with the SUT.
In this paper, we present TESTOR, a tool for on-the-fly conformance test case
generation guided by test purposes, which, following the approach of TGV [25],
characterize some state(s) of the model as accepting. The generated test cases
are automata that attempt to drive a SUT towards these states. TESTOR
extends the algorithms of TGV to extract test cases completely on the fly
(i.e., during test case execution against the SUT), making TESTOR suitable
for online testing. TESTOR is constructed following a modular architecture
based on generic, recent, and optimized graph manipulation components. This
also makes the description of test purposes more convenient, by replacing the
specific synchronous product of TGV and taking advantage of the multiway
rendezvous [18,23], a powerful primitive to express communication and synchro-
nization among a set of distributed processes. TESTOR was built on top of the
OPEN/CAESAR [15] generic environment for on-the-fly graph manipulation
provided by the CADP [16] verification toolbox.
The remainder of the paper is organized as follows. Section 2 recalls the
essential notions of the underlying theory. Section 3 presents the architecture,
main algorithms, and implementation of TESTOR, and gives some examples.
Section 4 describes various experiments to validate TESTOR and compare it
to TGV. Section 5 compares TESTOR to existing test generation approaches.
Finally, Sect. 6 gives some concluding remarks and future work directions.
2 Background: Essential Definitions of [25]
Conformance testing checks that a SUT behaves according to a formal reference
model (M), which is used as an oracle. We use Input-Output Labelled Transition
Systems (IOLTS) [25] to represent the behavior of the model M. We assume
that the behavior of the SUT can also be represented as an IOLTS, even if it is
unknown (the so-called testing hypothesis [25]). An IOLTS (Q,A, T, q0) consists
of a set of states Q, a set of actions A, a transition relation T ⊆ Q × A × Q, and
an initial state q0 ∈ Q. The set of actions is partitioned in A = AI ∪ AO ∪ {τ},
where AI, AO are the subsets of input and output actions, and τ is the internal
(unobservable) action. A transition (q1, b, q2) ∈ T (also noted q1 b→ q2) indicates









































































(c) visible behaviour SPvis ,
complete test graph CTG (gray),
and a test case TC (dark gray)
Fig. 1. Example of test case selection (taken from [25])
that the system can move from state q1 to state q2 by performing action b. Input
(resp. output) actions are noted ?a (resp. !a). In the sequel, we consider the same
running example as [25], whose IOLTS model M is shown on Fig. 1(a).
Input actions of the SUT are controllable by the environment, whereas output
actions are only observable. Testing allows one to observe the execution traces
of the SUT, and also to detect quiescence, i.e., the presence of deadlocks (states
without successors), outputlocks (states without outgoing output actions), or
livelocks (cycles of internal actions). The quiescence present in an IOLTS L
(either the model M or the SUT) is modeled by a suspension automaton Δ(L),
an IOLTS obtained from L by adding self-loops labeled by a special output
action δ on the quiescent states. The SUT conforms to the model M modulo
the ioco relation [40] if after executing each trace of Δ(M), the suspension
automaton Δ(SUT) exhibits only those outputs and quiescences that are allowed
by the model. Since two sequences having the same observable actions (including
quiescence) cannot be distinguished, the suspension automaton Δ(M) must be
determinized before generating tests.
The test generation technique of TGV is based upon test purposes, which
allow one to guide the selection of test cases. A test purpose for a model M =
(QM, AM, TM, qM0 ) is a deterministic and complete (i.e., in each state all actions
are accepted) IOLTS TP = (QTP, ATP, TTP, qTP0 ), with the same actions as the
model ATP = AM. TP is equipped with two sets of trap states AcceptTP and
RefuseTP, which are used to select desired behaviors and to cut the exploration
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of M, respectively. In the TP shown on Fig. 1b, the desired behavior consists of an
action !y followed by !z and is specified by the accepting state q3; notice that the
occurrence of an action !z before a !y is forbidden by the refusal state q2. In a TP,
a special transition of the form q ∗→ q′ is an abbreviation for the complement set
of all other outgoing transitions of q. These *-transitions facilitate the definition
of a test purpose (which has to be a complete IOLTS) by avoiding the need to
explicitly enumerate all possible actions for all states. Test purposes are used
to mark the accepting and refusal states in the IOLTS of the model M. In
TGV, this annotation is computed by a synchronous product [25, Definition 8]
SP = M × TP. Notice that SP preserves all behaviors of the model M because
TP is complete and the synchronous product takes into account the special *-
transitions. When computing SP, TGV implicitly adds a self-looping *-transition
to each state of the TP with an incomplete set of outgoing transitions. To keep
only the visible behaviors and quiescence, SP is suspended and determinized,
leading to SPvis = det(Δ(SP)). Figure 1(c) shows an excerpt of SPvis limited to
the first accepting and refusal states reachable from qSPvis0 .
A test case is an IOLTS TC = (QTC, ATC, TTC, qTC0 ) equipped with three
sets of trap states Pass ∪ Fail ∪ Inconc ⊆ QTC denoting verdicts. The actions
of TC are partitioned into ATCI and A
TC
O subsets
1. A test case TC must be
controllable, meaning that in every state, no choice is allowed between two inputs
or an input and an output (i.e., the tester must either inject a single input to the
SUT, or accept all the outputs of the SUT). Intuitively, a TC denotes a set of
traces containing visible actions and quiescence that should be executable by the
SUT to assess its conformance with the model M and a test purpose TP.From
every state of the TC, a verdict must be reachable: Pass indicates that TP
has been fulfilled, Fail indicates that SUT does not conform to M, and Inconc
indicates that correct behavior has been observed but TP cannot be fulfilled. An
example of TC (dark gray states) is shown on Fig. 1(c). Pass verdicts correspond
to accepting states (e.g., q11). Inconclusive verdicts correspond either to refusal
states (e.g., q4 or q6) or to states from which no accepting state is reachable (e.g.,
state q10). Fail verdicts, not displayed on the figure, are reached from every state
when the SUT exhibits an output action (or a quiescence) not specified in the
TC (e.g., an action !z or a quiescence in state q1).
In general, there are several test cases that can be generated from a given
model and test purpose. The union of these test cases forms the Complete Test
Graph (CTG), which is an IOLTS having the same characteristics as a TC
except for controllability. Figure 1(c) shows the CTG (light and dark gray states)
corresponding to M and TP, which is not controllable (e.g., in state q5 the
two input actions ?a and ?b are possible). Formally, a CTG is the subgraph of
SPvis induced by the states L2A (lead to accept) from which an accepting state
1 In TGV [25], the actions of test cases are symmetric w.r.t. those of the model M
and the SUT, i.e., ATCO ⊆ AMI (TC emits only inputs of M) and ATCI ⊆ ASUTO ∪ {δ}
(TC captures outputs and quiescences of SUT). To avoid confusion, we consider here
that inputs and outputs of TC are the same as those of M and SUT.
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is reachable, decorated with pass and inconclusive verdicts. A controllable TC
exists iff the CTG is not empty, i.e., qSPvis0 ∈ L2A [25].
The execution of a TC against the SUT corresponds to a parallel composition
TC || SUT with synchronization on common observable actions, verdicts being
determined by the trap states reached by a maximal trace of TC || SUT, i.e., a
trace leading to a verdict state. Quiescent livelock states (infinite sequences of
internal actions in the SUT) are detected using timers, and lead to inconclusive
verdicts. A TC may have cycles, in which case global timers are required to
prevent infinite test executions.
3 TESTOR
We present the architecture and implementation of TESTOR, its on-the-fly algo-
rithm for test-case extraction, and show several ways of specifying test purposes.
3.1 Architecture
TESTOR takes as input a formal model (M), a test purpose (TP), and a predi-
cate specifying the input/output actions of M. Depending on the chosen options,
it produces as output either a complete test graph (CTG), or a test case (TC)
extracted on the fly. TESTOR has a modular component-based architecture con-
sisting of several on-the-fly IOLTS transformation components, interconnected
according to the architecture shown on Fig. 2. The boxes represent transforma-
tion components and the arrows between them denote the implicit representa-
tions (post functions) of IOLTSs.
The first component produces the synchronous product (SP) between the
model M and the test purpose TP. Following the conventions of TGV [25],
the synchronous product supports *-transitions and implements the implicit
addition of self-looping *-transitions. The next four reduction components pro-
gressively transform SP into SPvis = det(Δ(SP)) as follows: (i) τ -compression
produces the suspension automaton Δ(SP) by squeezing the strongly connected
components of τ -transitions and replacing them with δ-loops representing quies-
cence; (ii) τ -confluence eliminates redundant interleavings by giving priority to
confluent τ -transitions, i.e., whose neighbor transitions (going out from the same
source state) do not bring new observational behavior; (iii) τ -closure computes
the transitive reflexive closure on τ -transitions; (iv) the resulting τ -free IOLTS
is determinized by applying the classical subset construction. The reduction by
τ -compression is necessary for τ -confluence (which operates on IOLTSs without
τ -cycles) and is also useful as a preprocessing step for τ -closure (whose algorithm
is simpler in the absence of τ -cycles). Although τ -confluence is optional, it may
reduce drastically the size of the IOLTS prior to τ -closure, therefore acting as
an accelerator for the whole test selection procedure when SP contains large dia-
monds of τ -transitions produced by the interleavings of independent actions [31].
The first three reductions [31] are applied only if TESTOR detects the presence
of τ -transitions in SP.




















Fig. 2. Architecture of TESTOR
The determinization produces as output the post function of the IOLTS
SPvis , whose states correspond to sets of states of the τ -free IOLTS produced
by τ -closure. SPvis is processed by the explorer component, which builds the
CTG or the TC by computing the corresponding subgraph whose states are
contained in L2A. The reachability of accepting states is determined on the fly by
evaluating the PDL [14] formula ϕl2a = 〈true∗〉accept on the states visited by the
explorer, where the atomic proposition accept denotes the accepting states. This
check is done by translating the verification problem into a Boolean equation
system (BES) and solving it on the fly using a BES solver component [32]. The
synchronous product and the explorer are the only components newly developed,
all the other ones (represented in gray on Fig. 2) being already available in the
libraries of the OPEN/CAESAR [15] environment of CADP.
3.2 On-the-Fly Test Selection Algorithm
We describe below the algorithm used by the explorer component to extract the
CTG or a (controllable) TC from the SPvis IOLTS on the fly.
Basically, the CTG is the subgraph of SPvis containing all states in L2A,
extended with some states denoting verdicts. The accepting states (which are
by definition part of L2A) correspond to pass verdicts. For every state q ∈ L2A,
the output transitions q !a→ q′ with q′ ∈ L2A lead to inconclusive verdicts, and
the output transitions other than those contained in SPvis lead to fail verdicts.
To compute the CTG, the explorer component performs a forward traversal of
SPvis and keeps the states q ∈ L2A, which satisfy the formula ϕl2a. The check
q |= ϕl2a is done by solving the variable Xq of the minimal fixed point BES
{Xq = (q |= accept) ∨
∨
q
b→q′ Xq′} denoting the interpretation of ϕl2a on SPvis .
The resolution is carried out on the fly using the algorithm for disjunctive BESs
proposed in [32]. If the CTG is not empty (i.e., qSPvis0 |= ϕl2a), then it contains
at least one controllable TC [25].
The extraction of a TC uses a similar forward traversal as for generating the
CTG, extended to ensure controllability, i.e., every state q of TC either has only
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one outgoing input transition q ?a→ q′ with q′ ∈ L2A, or has all output transitions
q
!a→ q′′ of SPvis with q′′ ∈ L2A. The essential ingredient for selecting the input
transitions on the fly is the diagnostic generation for BESs [30], which provides,
in addition to the Boolean value of a variable, also the minimal fragment (w.r.t.
inclusion) of the BES illustrating the value of that variable. For a variable Xq
evaluated to true in the disjunctive BES underlying ϕl2a, the diagnostic (witness)
is a sequence Xq
b1→ Xq1 b2→ · · · bk→ Xqk where qk |= accept . This induces a
sequence of transitions q b1→ q1 b2→ · · · bk→ qk in SPvis leading to an accepting
state. Since all states q, q1, ..., qk also belong to L2A, this diagnostic sequence is
naturally part of the TC under construction.
More precisely, the TC extraction algorithm works as follows. If qSPvis0 |=
ϕl2a, the diagnostic sequence for qSPvis0 is inserted in the TC (otherwise the
algorithm stops because the CTG is empty). For the TC illustrated on Fig. 1(c),
this first diagnostic sequence is q0
?a→ q1 !y→ q5 ?b→ q9 !z→ q11. Then, the main loop
consists in choosing an unexplored transition of the TC and processing it.
– If it is an input transition q ?a→ q′, nothing is done, since the target state
q′ ∈ L2A by construction. Furthermore, the presence of this transition in
the TC makes its source state q controllable. This is the case, e.g., for the
transition q0
?a→ q1 in the TC shown on Fig. 1(c).
– If it is an output transition q !a→ q′, each of its neighboring output transitions
q
!a′→ q′′ is examined in turn. If the target state q′′ ∈ L2A, the transition is
inserted in TC and q′′ is marked with an inconclusive verdict. This is the
case, e.g., for the transition q1
!x→ q4 in the TC on Fig. 1(c). If q′′ ∈ L2A,
the transition in inserted in the TC, together with the diagnostic sequence
produced for q′′. This is the case, e.g., for the transition q9
!y→ q5 in the TC
on Fig. 1(c).
The insertion of a diagnostic sequence in the TC stops when it meets a state q
that already belongs to the TC, since by construction the TC already contains a
sequence starting at q and leading to an accepting state. This is the case, e.g., for
the diagnostic sequence starting at state q5 in the TC on Fig. 1(c). In this way,
the TC is built progressively by inserting the diagnostic sequences produced for
each of the encountered states in L2A.
During the forward traversal of SPvis , the explorer component continuously
interacts with the BES solver, which in turn triggers other forward explorations
of SPvis to evaluate ϕl2a. The repeated invocations of the solver have a cumulated
linear complexity in the size of the BES (and hence, the size of SPvis), because
the BES solver keeps its context in memory and does not recompute already
solved Boolean variables [32].
3.3 Implementation
TESTOR is built upon the generic libraries of the OPEN/CAESAR [15] envi-
ronment, in particular the on-the-fly reductions by τ -compression, τ -confluence
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and τ -closure [31], and the on-the-fly BES resolution [32]. The tool (available
at http://convecs.inria.fr/software/testor) consists of 5022 lines of C and 1106
lines of shell script.
3.4 Examples of Different Ways to Express a Test Purpose
Consider an asynchronous implementation of the DES (Data Encryption Stan-
dard) [37]. In a nutshell, the DES is a block-cipher taking three inputs: a Boolean
indicating whether encryption or decryption is requested, a 64-bit key, and a
64-bit block of data. For each triple of inputs, the DES computes the 64-bit
(de)crypted data, performing sixteen iterations of the same cipher function, each
iteration with a different 48-bit subkey extracted from the 64-bit key.
A natural TP for the DES is to search for a sequence corresponding to the
encryption of a single data block, for instance 0x0123456789abcdef with key
0x133457799bbcdff1, the expected result of which is 0x85e813540f0ab405.
Using the LNT language [8,17], one would be tempted to write this TP as
the process PURPOSE1, simply containing the desired sequence of three inputs (on
gates CRYPT, KEY, and DATA) followed by an output (on gate OUTPUT):
process PURPOSE1 [CRYPT: CB, KEY, DATA, OUTPUT: C64, T_ACCEPT: none] is
CRYPT (true); −− input
KEY (C_13345779_9bbcdff1); −− input
DATA (C_01234567_89abcdef); −− input
OUTPUT (C_85e81354_0f0ab405); −− output
loop T_ACCEPT end loop
end process
Following the conventions of TGV, we mark accepting (respectively, refusal)
states by a self-loop labeled with T_ACCEPT (respectively, T_REFUSE).
However, PURPOSE1 is not complete: e.g., initially only one action out of
the possible set {CRYPT (true), CRYPT (false), KEY (C_13345779_9bbcdff1), ...}
is specified. Thus, when computing the synchronous product with the model,
PURPOSE1 is implicitly completed by self-loops labeled with “*” (as in the TP
shown on Fig. 1b), yielding a significantly more complex TC than expected. For
instance, the implicit *-transition in the initial state allows the tester to per-
form the sequence “CRYPT (false); CRYPT (true)” rather than the expected first
action “CRYPT (true)”. To force the generation of a TC corresponding to the
simple sequence, it is necessary to explicitly complete the TP with transitions
to refusal states, as shown by the LNT process PURPOSE2, where gate OTHERWISE
stands for the special label “*”:
process PURPOSE2 [CRYPT: CB, KEY, DATA, OUTPUT: C64, SUBKEY: C48,
T_ACCEPT, T_REFUSE, OTHERWISE: none] is
select −− refuse any rendezvous but ‘‘CRYPT (TRUE)”
CRYPT (true)
[] OTHERWISE; loop T_REFUSE end loop
end select;
select −− refuse any rendezvous but ‘‘KEY (C 13345779 9BBCDFF1)”
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KEY (C_13345779_9BBCDFF1)
[] OTHERWISE; loop T_REFUSE end loop
end select;
loop L in
select −− refuse any rendezvous but on gates DATA and SUBKEY
DATA (C_01234567_89ABCDEF); break L
[] SUBKEY (?any BIT48)
[] OTHERWISE; loop T_REFUSE end loop
end select
end loop;
loop −− refuse any rendezvous but on gates OUTPUT and SUBKEY
select −− test target is reached by a rendezvous on OUTPUT
OUTPUT (C_85E81354_0F0AB405); loop T_ACCEPT end loop
[] SUBKEY (?any BIT48)




Instead of using the dedicated synchronous product, it is also possible to take
advantage of the multiway rendezvous [18,23] to compositionally annotate the
model, relying on the LNT operational semantics [8, Appendix B] to cut unde-
sired branches. For instance, the same effect as the synchronous product with
PURPOSE2 can be obtained by skipping the left-most component “synchronous
product” of Fig. 2, i.e., feeding the τ -reduction steps with the IOLTS described
by the following LNT parallel composition:
par CRYPT, KEY, DATA, OUTPUT in
DES [CRYPT, KEY, DATA, OUTPUT, SUBKEY]
|| PURPOSE1 [CRYPT, KEY, DATA, OUTPUT, T_ACCEPT]
end par
This approach based on the multiway rendezvous even supports data han-
dling. For instance, to observe the data (variable D), key (variable K), and whether
an encryption or decryption is requested (variable C), and to verify the correct-
ness of the result (in the rendezvous “OUTPUT (DES (C, K, D))”, DES denotes a
function implementing the DES algorithm), one has just to replace in the above
parallel composition the call to PURPOSE1 by a call to the process PURPOSE3:
process PURPOSE3 [CRYPT: CB, KEY, DATA, OUTPUT: C64, T_ACCEPT: none] is




OUTPUT (DES (C, K, D));
loop T_ACCEPT end loop
end var
end process
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4 Experimental Evaluation
TESTOR follows TGV’s implementation of the ioco-based testing theory [39,
41], using the same IOLTS processing steps, adding only the τ -confluence reduc-
tion. For each step, TESTOR uses components developed, tested, and used in
other tools for more than a decade. In this section, we focus on performance
aspects and we compare TESTOR to TGV. For this purpose, we conducted sev-
eral experiments with models and test purposes, both automatically generated
and drawn from academic examples and realistic case studies.
For assessing the correctness of TESTOR, we checked that each TC is
included in the CTG, and we compared the TCs and CTGs generated by
TESTOR to those generated by TGV. The latter comparison required several
additional steps, automated using shell scripts and a dedicated tool (about 300
lines of C code). First, we generated the LTS of each TP, applying appropriate
renamings, because TGV expects the TP to be an explicit LTS, with accepting
(resp. refusing) states marked by a self-looping transition labeled with ACCEPT
(resp. REFUSE), and with the label “*”. Then, we modified the TC and CTG
generated by TESTOR so that each label includes the information whether the
label is an input or output, and which verdict state (if any) is reached by the
corresponding transition. Using this approach, we found that the CTGs gener-
ated by both tools were strongly bisimilar. The same does not hold for all the
TCs, because the tools may ensure controllability in different ways, leading to
non-bisimilar, but correct TCs.
For each pair of model and TP, we measured the runtime and peak mem-
ory usage of computing a TC or CTG (using TESTOR and TGV), excluding
the fixed cost of compiling the LNT code (model and TP) and generating the
executable. The experiments presented in this paper were carried out using the
Grid’5000 testbed, supported by a scientific interest group hosted by Inria and
including CNRS, RENATER and several Universities as well as other organi-
zations (see https://www.grid5000.fr). Concretely, we used the petitprince
cluster located in Luxembourg, consisting of sixteen machines, each equipped
with 2 Intel Xeon E5-2630L CPUs, 32 GB RAM, and running 64-bit Debian
GNU/Linux 8 and CADP 2017-i. Each measurement corresponds to the average
of ten executions.
4.1 Test Purposes Taken from Case Studies
Table 1 summarizes the results for some selected examples. The first two have
been kindly provided by Alexander Graf-Brill, and correspond to initial versions
of TPs for his EnergyBus model [20]; both aim at exhibiting a particular boot
sequence, the second one using REFUSE transitions. The next four examples have
been used by STMicroelectronics to verify a cache-coherence protocol [27]. The
last three correspond to the three TPs presented in Sect. 3.4 and check the
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Table 1. Run-time performance for selected examples
TESTOR TGV
example test case CTG test case CTG
time mem. time mem. time mem. time mem.
EnergyBus 3 81 182 181 2 137 52 858
EnergyBus (with REFUSE) 1 67 1 66 0 66 0 43
ACE UniqueDirty 45 121 346 451 75 159 3047 643
ACE SharedDirty 384 510 342 529 3821 746 3920 746
ACE SharedClean 298 415 325 523 2820 628 3474 663
ACE Data Inconsistency 24 116 580 711 24 142 6701 894
DES (PURPOSE1) 22109 300 >1 week >43 GB >220 GB
DES (PURPOSE2) 27344 332 27 86 24 6177 24 6176
DES (PURPOSE3) 2 74 4 100 not applicable
Execution time is given in seconds and memory usage in MB.
correctness of a simplified2 version of the asynchronous implementation of the
DES (Data Encryption Standard) [37]. These examples cover a large spectrum
of characteristics: from no τ -transitions (ACE) to huge confluent τ -components
(DES), from few visible transitions (DES) to many outgoing visible transitions
(EnergyBus), and a test selection more or less guided via refusal states.
We observe that TESTOR requires less memory than TGV for all examples,
but most significantly for the DES. However, although TESTOR is several orders
of magnitude slower than TGV for the DES when using the synchronous product
(TPs PURPOSE1 and PURPOSE2), TESTOR requires only two seconds to generate
a TC or CTG when using an LNT parallel composition with the TP with data
handling PURPOSE3. This is because the LNT parallel composition, handled by the
LNT compiler, enables more aggressive optimizations. Thus, using LNT parallel
composition to annotate the model’s accepting and refusal states is not only
more convenient (thanks to the multiway rendezvous) and data aware, but also
much more efficient — it is even possible to generate a TC for the original DES
model (167 million states, 1.5 billion transitions) in less than 40 min.
For the ACE examples, TESTOR is both faster and requires less memory than
TGV. This is partly due to an optimization of TESTOR, which deactivates the
various reductions of τ -transitions. For a fair comparison, we also run experiments
forcing the execution of these reductions. For the extraction of a TC, this increases
the execution time by a factor of two and the memory requirements by a factor of
three. For the computation of a CTG, this increases the memory requirements by
a factor of one and a half, without modifying the execution time significantly.
2 The S-boxes are executed sequentially rather than in parallel and the gate SUBKEY
is left visible to separate the iterations of the DES algorithm and thus significantly
reduce the size of τ -components. For the extraction of TC for PURPOSE2 from the full
version of the DES, TESTOR would run for several weeks and TGV would require
more than 700 GB of RAM.
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4.2 Automatically Generated Test Purposes
To evaluate the performance, we used a collection of 9791 LTSs with up to
50 million transitions, taken from the non-regression test-base for CADP. For
each LTS M of the collection, we automatically generated two TPs: one to test
the reachability of an action and another to test the presence of an execution
sequence. For the former TP, we sorted the actions of the LTS alphabetically,
and checked the reachability of the first action, considering the second half of
the action set as inputs. For the latter TP, we used the EXECUTOR tool3 to
extract a sequence of up to 1000 visible actions, which we transformed into a TP,
considering all actions whose ranking is an odd number as inputs. Technically,
this transformation consists in adding to each state of the sequence a self-loop
labeled with τ and a *-transition to a refusal state.
From the generated pairs (M, TP) we eliminated those for which the auto-
matic generation of a TP failed (for instance, due to special actions that would
require particular treatment) and those for which the computation of a TC or
CTG took too much time or required too much memory by either TESTOR
or TGV. This led to a collection of 13,142 pairs (M, TP) for which both tools
could extract a TC. For 12,654 of them, both tools also could compute the
CTG. Figure 3 displays the results for each example, using logarithmic scales for
both execution time and memory requirements, to make the differences for small
values more visible.
As for the case studies, we observe that TESTOR and TGV choose differ-
ent tradeoffs between computation time and memory requirements. On average,
TESTOR requires 0.3 times less memory and runs 1.3 (respectively 0.5) times
faster to compute a TC (respectively the CTG). When considering only the 1005
pairs with more than 500,000 transitions in the LTS, the average numbers show
a larger difference. On average for these larger examples, to compute a CTG,
TESTOR requires 1.4 times less memory, but runs 3.5 times longer; to compute
a TC, TESTOR requires 2.7 times less memory and runs 0.7 times faster.
Also, while both tools required the exclusion of examples due to excessive
runtime, we excluded several examples due to insufficient memory for TGV,
but not for TESTOR. Given that TCs are usually much smaller than CTGs,
the on-the-fly extraction of a TC by TESTOR is generally faster and consumes
less memory than the generation of the CTG. We also observed that the CTGs
produced by TESTOR are sometimes smaller than (although strongly bisimilar
to) those produced by TGV.
While trying to understand these results in more detail, we found examples
where each tool is one or two magnitudes faster or memory-efficient than the
other. Indeed, the benefits of the different reductions applied in the tools depend
heavily on the characteristics of the example, most notably the sizes of the
various subgraphs explored (τ -components, L2A). For instance, when the model
M does not contain any τ -transition, there is no point in applying the reductions
(τ -compression, τ -confluence, and τ -closure).
3 http://cadp.inria.fr/man/executor.html.






















































(c) test case (TGV) (d) complete test graph (TGV)
Fig. 3. Compared performance of TESTOR and TGV
The modular architecture of TESTOR enabled us to easily experiment with
variants of the algorithm used for solving the BES underlying ϕl2a. By default,
when extracting a TC on the fly, we use the depth-first search (DFS) algorithm,
which for disjunctive BESs stores only variables and not their dependencies
(and hence only the states, and not the transitions of the model). Using the
breadth-first search (BFS) algorithm of the solver produces smaller TCs, because
it generates the shortest diagnostic sequences for states in L2A. However, this
comes at the price of an increased execution time and memory consumption, a
known phenomenon regarding BFS versus DFS algorithms [32]. Thus, one can
choose between BFS or DFS resolution if the size of the TC extracted on the fly
is judged more important or not than the resources required to compute it.
5 Related Work
Although model-based conformance testing has been intensively studied, there
are only a few tools that use variants of the ioco conformance relation and that
are still actively developed [4]. Other model-based tools for combinatorial and
statistical testing, or white box testing are described in [43]. In the following, we
compare TESTOR to the most closely related tools.
TorX [42] and JTorX [2] are online test generation tools, equipped with a
set of adapters to connect the tester to the SUT. The latest versions support
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test purposes (TPs), but they are used differently than in TESTOR. Indeed,
JTorX yields a two-dimensional verdict [3]: one dimension is the ioco correctness
verdict (pass or fail), and the other dimension is an indication whether the test
objective has been reached. This contrasts with TESTOR, which generates test
cases (TCs) ensuring by construction that the execution stays inside the lead to
accept states (L2A), and stopping the test execution as soon as possible with
a verdict: fail if non-conformance has been detected, pass if an accepting state
has been reached, or inconclusive if leaving L2A is unavoidable.
Uppaal is a toolbox for the analysis of timed systems, modeled as timed
automata extended with data. Three test generation tools exist for Uppaal timed
automata. Uppaal-Tron [28] is an online test generation tool, taking as input a
specification and an environment model, used to constrain the test generation.
Uppaal-Tron is also equipped with a set of adapters to derive and execute the
generated tests on the SUT. Contrary to TESTOR, the TCs generated from
Uppaal-Tron can be irrelevant, because the generation is not guided by TPs.
Uppaal-Cover [22] generates offline a comprehensive test suite from a deter-
ministic Uppaal model and coverage criteria specified by observer automata.
Uppaal-Cover attempts to build small test suite satisfying the coverage criteria,
by selecting those TCs satisfying the largest parts of the coverage criteria. In
contrast to TESTOR and Uppaal-Tron, Uppaal-Cover generates offline tests.
Offline generation does not face the state-space explosion, but also limits the
expressiveness of the specification language (e.g, nondeterministic models are
not allowed). Uppaal-Yggdrasil [26] generates offline test suites for deterministic
Uppaal models, using a three-step strategy to achieve good coverage: (i) a set of
reachability formulas, (ii) random execution, and (iii) structural coverage of the
transitions in the model. The guidance of the test generation by a temporal logic
formula is similar to the use of a TP. However, the TPs supported by TESTOR
(and TGV) can express more complex properties than reachability, and enable
one to control the explored part of the model (using refusal states).
On-the-fly test generation tools also exist for the synchronous dataflow lan-
guage Lustre [21], e.g., Lutess [12], Lurette [24], and Gatel [29]. Contrary to
TESTOR, these tools do not check the ioco relation, but randomly select TCs,
satisfying constraints of an environment description and an oracle.
In IOLTS, actions are monolithic, which does not fit for realistic models that
involve data handling. STG (Symbolic Test Generator) [11] breaks the mono-
lithic structure of actions, enabling access to the data values, and generates tests
on the fly, handling data values symbolically. This enables more user-friendly
TPs and more abstract TCs, because not all possible values have to be enu-
merated. However, the complexity of symbolic computation is not negligible in
practice. When using the LNT parallel composition, TESTOR can handle data
(see example in Sect. 3.4) without the cost of symbolic computation, but still has
to enumerate data explicitly when generating the TC. T-Uppaal [34] uses sym-
bolic reachability analysis to generate tests on the fly and then simultaneously
executes them on the SUT. The complexity of symbolic algorithms turns out to
be expensive for online testing.
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When executing a generated TC against a SUT, it is necessary to refine it
to take into account the asynchronous communication between the SUT and
the tester. Actually, the SUT accepts every input at any time, whereas the TC
is deterministic, i.e., there is no choice between an input and an output. An
approach for connecting a TC (randomly selected) and an asynchronous SUT
was defined in [44]. A similar approach using TPs to guide the test generation
was proposed in [5] and subsequently extended to timed automata [6]. Recently,
this kind of connection was automated by the MOTEST tool [19].
6 Conclusion
We presented TESTOR, a new tool for on-the-fly conformance test case genera-
tion for asynchronous concurrent systems. Like the existing tool TGV, TESTOR
was developed on top of the CADP toolbox [16] and brings several enhancements:
online testing by generating (controllable) test cases completely on the fly; a more
versatile description of test purposes using the LNT language; and a modular
architecture involving generic graph manipulation components from the OPEN/-
CAESAR environment [15]. The modularity of TESTOR simplifies maintenance
and fine-tuning of graph manipulation components, e.g., by adding or remov-
ing on-the-fly reductions, or by replacing the synchronous product. Besides the
ability to perform online testing, the on-the-fly test selection algorithm some-
times makes possible the extraction of test cases even when the generation of
the complete test graph (CTG) is infeasible.
The experiments we carried out on ten-thousands of benchmark examples
and three industrial case studies show that TESTOR consumes less memory
than TGV, which in turn is sometimes faster, for generating CTGs. We plan to
experiment with state space caching techniques [33] and with other on-the-fly
reductions to accelerate CTG generation in TESTOR. We also plan to investigate
how to facilitate the description of test purposes, by deriving them from the
action-based, branching-time temporal properties of the model (following the
results of [13] in the state-based, linear-time setting) or by synthesizing them
according to behavioral coverage criteria.
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